

# Simple As Possible — Computers

Chandradeep Dey

G Namratha Reddy

# Part 1

## Boolean Algebras

# Part 1

A Boolean Algebra  $\mathcal{B} = (B, \cup, \cap, \neg, 0, 1)$  is a distributive lattice

$B$  with top and bot...

# Part 1

~~A Boolean Algebra  $\mathcal{B} = (B, \cup, \cap, \neg, 0, 1)$  is a distributive lattice  $B$  with top and bot...~~

# Boolean Algebra — Ooga booga monkey version

---

TRUE

# Boolean Algebra — Ooga booga monkey version

---

TRUE

FALSE

# Boolean Algebra — Ooga booga monkey version

---

TRUE

FALSE


AND ( $\wedge$ )

OR ( $\vee$ )

NOT ( $\neg$ )

# Digital Logic

# Digital Logic



## NOT GATE


A	$\bar{A}$
0	1
1	0

Truth-table

7404


# Digital Logic

## AND GATE




A	B	$A \wedge B$
0	0	0
0	1	0
1	0	0
1	1	1

Truth-table



7408

# Universal Gate




## NAND GATE

A	B	$A \wedge B$
0	0	1
0	1	1
1	0	1
1	1	0

Truth - table

# Universal Gate



## NOT GATE

A	$\bar{A}$
0	1
1	0


Truth - table

# Universal Gate


## AND GATE

A	B	$A \wedge B$
0	0	0
0	1	0
1	0	0
1	1	1

Truth - table




# Universal Gate



## OR GATE

A	B	$A \vee B$
0	0	0
0	1	1
1	0	1
1	1	1

Truth - table




7432

More stuff

---


NOR gate -



# More stuff

NOR gate<sup>\*</sup> —


<sup>\*</sup> Also universal.




## More stuff

NOR gate<sup>\*</sup> —

<sup>\*</sup> Also universal.



Exclusive-OR (XOR) gate —



$$A \oplus B = \bar{A}B + A\bar{B}$$

# More stuff


NOR gate<sup>\*</sup> —

<sup>\*</sup> Also universal.

Exclusive-OR (XOR) gate —

$$A \oplus B = \bar{A}B + A\bar{B}$$

Sum of products expression,  
a canonical way to describe  
behaviour



7402

7486

# Combinational Circuits

# Full Adder

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Full Adder

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

# Full Adder

sum of products expression in  
canonical form :

$$S =$$

$$C_{out} =$$

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Full Adder

sum of products expression in  
canonical form :

A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + \overline{A}BC_{in} + AB\overline{C}_{in}$$

$$C_{out} = AB\overline{C}_{in} + \overline{A}B\overline{C}_{in} + \overline{A}BC_{in} + ABC_{in}$$

# Full Adder

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$


$$C_{out} = A\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + \bar{A}BC_{in} + ABC_{in}$$



# Half Adder

$$S = \bar{A}B + A\bar{B}$$


$$C_{out} = AB$$



# Full Adder


$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$C_{out} = A\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + \bar{A}BC_{in} + ABC_{in}$$



# Boolean functions - Multiplexers / Data Selectors


$$f: \mathbb{B}^n \longrightarrow \mathbb{B}$$



# Full Adder

$$S = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + ABC_{in}$$


A	B	C <sub>in</sub>	S
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



# Full Adder


$$S = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + ABC_{in}$$

A	B	C <sub>in</sub>	S
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1




74153

# Multiplexer




# Decoders



Puts a 1 at the output corresponding to the input combination and 0 everywhere else.

# Decoders



Tangent

Gray

Code

# Gray Code

$B_2$	$B_1$	$B_0$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Decimal

0

1

2

3

4

5

6

7

$G_2$

0

0

0

0

1

1

1

1

$G_1$

0

0

1

1

1

1

0

0

$G_0$

0

1

1

0

0

1

1

0

# Gray Code

- One bit changes on every step

$G_2$	$G_1$	$G_0$
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

# Gray Code

- One bit changes on every step

- Usage in —
  - error correction

$G_2$	$G_1$	$G_0$
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

# Gray Code

- One bit changes on every step

- Usage in —

- error correction

- circuit minimisation

$G_2$	$G_1$	$G_0$
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

# Gray Code

- One bit changes on every step

- Usage in —

- error correction

- circuit minimisation

- arithmetic ? coding theory ? information theory ?

$G_2$	$G_1$	$G_0$
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

# Gray Code

• Binary-to-Gray

$$G_n = B_n$$

$$\forall 1 \leq i \leq n. G_{i-1} = B_i \oplus B_{i-1}$$

$G_2$	$G_1$	$G_0$
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

# Gray Code

- Gray-to-Binary

$$B_n = G_n$$

$$\forall 1 \leq i \leq n. B_{i-1} = B_i \oplus G_{i-1}$$

$G_2$	$G_1$	$G_0$
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

# Gray Code

- Gray-to-Binary

$$B_n = G_n$$

$$\forall 1 \leq i \leq n. B_{i-1} = \underline{B_i} \oplus G_{i-1}$$

$G_2$	$G_1$	$G_0$
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

# More stuff

- Subtractors

- 2's complement code.  
Subtraction using addition circuitry.

- Comparators

- Multipliers

- Demultiplexers

- Encoders


Sequential Circuits

Blasphemy


TRIGGER WARNING  
FOR MATH PEOPLE




# Blasphemy



# Latch / bistable multivibrator




# Latch / bistable multivibrator




— latches onto a value

# Latch / bistable multivibrator




- latches onto a value
- has two stable states

# Set - Reset (SR) latch




$S$	$R$	$Q_{next}$
0	0	$Q$
0	1	0
1	0	1
1	1	undefined

# Set - Reset (SR) latch




$\bar{S}$	$\bar{R}$	$Q_{next}$
1	1	$Q$
1	0	0
0	1	1
0	0	undefined

# JK latch — let's define the undefined




J	K	$Q_{next}$
0	0	Q
0	1	0
1	0	1
1	1	<u>Q</u>

# JK latch — how many flips?



J	K	$Q_{next}$
0	0	Q
0	1	0
1	0	1
1	1	$\bar{Q}$


# JK latch — how many flips?




J	K	$Q_{next}$
0	0	Q
0	1	0
1	0	1
1	1	$\bar{Q}$

→ race-around condition

# Level-triggering — Enable Input




# Level-triggering — Enable Input




$\bar{EN}$	J	K	$Q_{next}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	X	X	Q

A purple arrow points from the row where  $\bar{EN}=0$  and  $J=K=1$  to a cloud containing the text "race?!", indicating a race condition.


# Edge-triggering — Master-slave circuit



# JK Flip-flop




# JK Flip-flop



Note: Not the only way to achieve edge-triggering

# JK Flip-flop

7476




---




J	K	$S_{next}$
X	X	0
X	X	0
X	X	0
0	0	0
0	1	0
1	0	1
1	1	0

# JK Flip-Flop



Preset and clear

# JK Flip-Flop




Preset and clear

Directly connects to the inner NAND gates to asynchronously set or reset the flip-flop.

# Preset and clear


$\overline{PR}$     $\overline{CL}$   
1   1  
0   0  
1   0

Normal operation  
Force set  
Force reset



# More stuff


D Flip-flop



D	Q <sub>next</sub>
0	0
1	1


# More stuff

D Flip-flop



D	$Q_{next}$
0	0
1	1

T Flip-flop



T	$Q_{next}$
0	Q
1	$\bar{Q}$


# Registers

# Registers

— use flip-flops to store data

# Registers

- use flip-flops to store data
- inputs/outputs can be serial/parallel



# Counters


# Counters

— they count, duh.


# Counters

- they count, duh.
- rather, they cycle through a sequence of states.


# Counters (mod-4 counter)



# Counters (mod-4 counter)



Cycles through



# Counters

— can stop before  $2^n - 1$  and start after 0.

- use the outputs to create a term that denotes the number you want to stop at.
- feed the output of that term into appropriate presets and clears.

# RAM

- bunch of memory cells arranged in a matrix.
- address decoders find out which row and column to read from/write to.